moduleshiftreg_PA(E，A，clk，rst);outputA;inputE，clk，rst;regA，B，C，D;always@(posedgeclkorposedgerst)beginif(rst)beginA=;B=;C=;D=;endelsebeginA<=B;B<=C;C<=D;D<=E;endendendmodule